RISC-V CPU IP Solution

900-MC
High Performance SMP Multi-Processors
900-MC(multi-core) series processor is the configurable version of 900 series processor, which supports SMP (symmetric multiprocessing) mode.
Multi Core Debug Module
PLIC
Timer
Core<0>
Cluster Cache
VPU
MMU
NMI
ECLIC
Timer
WFI/WFE
NICE
FPU
DSP
MUL/DIV
ICache
DCache
TEE
PMP
ILM
DLM0/DML1
AHB-Lite
AXI
...
Core <N-1>
Cluster Cache
VPU
MMU
NMI
ECLIC
Timer
WFI/WFE
NICE
FPU
DSP
MUL/DIV
ICache
DCache
TEE
PMP
ILM
DLM0/DML1
AHB-Lite
AXI
Snoop Filte
Snoop Control Unit
IOCP
...
IOCP
您的浏览器不支持canvas标签。AXI4
您的浏览器不支持canvas标签。AXI4
Cluster Cache
Cluster Bus Interface Unit
您的浏览器不支持canvas标签。AXI4
Cluster Memory Ports
您的浏览器不支持canvas标签。AHB-Lite
Cluster Peripheral Ports
  • Configurable RV32/64 IMACFDPBV ISA supported
  • Both Real-time Processor and Application Processor model support
  • Up to 16 SMP cores in one Cluster
  • Configurable ILM (Instruction Local Memory) & DLM0/DLM1 (Data Local Memory) with ECC
  • SoC Connectivity
    • Configurable Cluster Memory Ports(64/128Bits)
    • Cluster peripheral ports supporting 32-bit AHB Lite protocol
  • IOCP (I/O Coherent Ports)
    • Up to 16 Configured IO Coherency Ports supported
  • Cluster Cache
    • Configurable Cluster Cache
    • Configurable Cache Line Size(32/64Bytes)
    • Configurable Tag RAM and Data RAM circle
    • Support to LOCK, FLUSH and/or INVAL cachelines
    • n-way associative, n is 8 or 16
  • Instruction-Cache
    • Configurable Cluster Cache
    • Cache line size is 32 or 64 Bytes
    • Configurable with ECC
    • Configurable 2 way associative
  • Data-Cache
    • Configurable Cluster Cache
    • Cache line size is 32 or 64 Bytes
    • Configurable with ECC
    • 2-way associative
Comparisons to Cortex-M7、R7、R8 Comparisons to Cortex-M7、R7、R8 Comparisons to Cortex-A35、A53、A9 Comparisons to Cortex-R8、A35、A53、A55
Nuclei CPU IP N900 NX900 UX900 900-MC
Dhrystone(DMIPS/MHz) 2.67/5.64(Legal/Best Effort) 3.06/7.49(Legal/Best Effort)
CoreMark(CoreMarks/MHz) 6.04 5.97
Pipeline Stages 9
User Mode & PMP(MPU) Configurable Configurable Configurable Configurable
Hardware multiplier and divider Configurable Configurable Configurable Configurable
Single-Precision/Double-Precision FPU Configurable Configurable Configurable Configurable
Instruction-Cache Configurable Configurable Configurable Configurable
Data-Cache Configurable Configurable Configurable Configurable
Digital Signal Processing (DSP) Configurable Configurable Configurable Configurable
NICE Configurable Configurable Configurable Configurable
TEE Configurable Configurable Configurable Configurable
Vector Extension Configurable Configurable Configurable Configurable
Cluster Cache Configurable Configurable Configurable Configurable
MMU No No Configurable Configurable
Multi-Processors No No No Configurable
Partners(排名不分先后)

RISC-V Foundation

SICA

China RISC-V Industry Alliance

China RISC-V Alliance

武汉光电工业技术研究院

HBSIA

CBSIA

Amlogic

VeriSilicon

LAUTERBACH

TencentOS Tiny

OpenHarmony

PlatformIO

SEGGER

TrustKernel

XIAOMI

RT-Thread

OPEN AI LAB

AnLogic

ASR

GigaDevice

XinSheng Tech

TIH Microelectronics

FisiLink

Witeme

ChipIntelli

Geoforce Chip

TAOLINK TECHNOLOGIES

Huazhong University of Science and Technology

Shanghai Jiao Tong University

Wuhan University

Hubei University of Technology

Contact Us

 

Email

contact@nucleisys.com

 

Message Consultation

Sales Campus

 

Attention

 

Address

Shanghai: No.500, Bibo Road, ZhangJiang, Pudong, Shanghai Wuhan: LingChuang Building, No.2 Muxiang Road, Wuhan, Hubei Beijing: IC PARK,No.9 Fenghao Road, Haidian, Beijing Xi'An: Building D, Tiangu 7th Road, Xi'An, Shangxi Sheng Zeng: Building 4, NEXT PARK, Meilin street, Futian District, Shenzhen

Copyright © 2018-2020 Nuclei System Technology (or its affiliates)

鄂ICP备18019458号-1